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Abstract—Modal multi-rate stream processing applications
with real-time constraints which are executed on multi-core
embedded systems often cannot be conveniently specified using
current programming languages. An important issue is that
sequential programming languages do not allow for convenient
programming of multi-rate behavior, whereas parallel program-
ming languages are insufficiently analyzable such that deadlock-
freedom and a sufficient throughput cannot be guaranteed.
In this paper a programming language is proposed by which
a sequential specification of the behavior of an application can
be nested in a concurrent specification. Multi-rate behavior can
be conveniently expressed using concurrent modules which have
well-defined, but restricted interfaces. Complex control behavior
can be expressed in the sequential specification of the body of
a module. The language is not Turing complete such that a
Compositional Temporal Analysis (CTA) model can be derived.
It is shown that the CTA model can be used despite the
presence of control statements and that the composition of black-
box components is possible. Algorithms with a polynomial time
complexity can be used to verify whether throughput and latency
constraints are met and to determine sufficient buffer capacities.
A Phase Alternating Line (PAL) video decoder application is
used to demonstrate the applicability of the presented language
and analysis approach.
I. INTRODUCTION
Embedded real-time stream processing applications often
process data at different rates. For example, a PAL decoder
simultaneously processes a video and an audio stream. The
video decoder processes data with a different rate than the
audio decoder. The processing of both streams is preferably
specified in a single description of the application. Such a
description can be specified in a sequential language, which
requires parallelization to fully exploit multi-core systems, or
in a parallel language. However, neither of these programming
languages allows for a convenient specification of multi-rate
stream processing applications, while maintaining analyzabil-
ity of real-time constraints.
A sequential programming language is not sufficiently
expressive to specify multi-rate behavior elegantly. This can
result in the programmer being forced to include the schedule
of functions in the program specification. However, it can
be cumbersome to find this schedule and the schedule can
be very long. In contrast, parallel languages allow a very
convenient specification of multi-rate behavior. However, there
is a trade-off between the expressivity and analyzability of
a parallel language. In parallel languages which are Turing
complete [1], [2], properties such as deadlock-freedom are
undecidable in general. Analysis for parallel languages in
which the expressivity is restricted [3], [4] is decidable. How-
ever, it must be verified whether a uniquely defined behavior
is specified, which requires algorithms with an exponential
time complexity. Furthermore, it can be cumbersome to mold
applications such that they can be specified in the language.
C/C++
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Parallel • Concurrency
• Control statements
• Stateful
• Side-effect free
Fig. 1: Hierarchy in the OIL language
A real-time application has temporal constraints and it
should be verified whether these constraints are satisfied. This
requires the existence of a corresponding concurrent temporal
analysis model. Because it is hard to guarantee that such
a model is correct, approaches exist in which a temporal
analysis model is derived automatically [5], [6]. However,
these approaches do not allow for a convenient description
of multi-rate behavior because they are based on sequential
languages. The approach from [7] is based on a parallel
language but specifying an application such that it fits in
the language is challenging and the verification of real-time
constraints has an exponential time complexity. The limitations
of existing approaches justify the definition of a language in
which both control and multi-rate behavior can be conveniently
specified without compromising on analyzability.
In this paper we introduce a hierarchical variant of the
experimental programming language OIL, in which multi-rate
behavior can be conveniently specified and from which a
corresponding conservative Compositional Temporal Analysis
(CTA) model [8] can always be automatically derived. Using
the derived CTA model buffer sizes can be determined such
that throughput and latency constraints can be met. Further-
more, it allows for the inclusion of black-box components
which have interfaces that define maximum rates and delays.
Hierarchy in OIL is achieved by having a parallel specifi-
cation on top of a sequential specification, as is illustrated by
Figure 1. The unit of concurrency is called a module (outer
layer in the figure). The body of each module is described as a
sequential specification (middle layer) which can be automat-
ically parallelized. Control statements, such as if -statements
and while-loops, are allowed in the sequential specification
such that modes of an application can be specified. Pointers,
dynamic memory allocation and recursion are not allowed,
making the language not Turing complete. Because of the
existence of a sequential schedule, the satisfaction of prop-
erties, such as throughput and deadlock-freedom, is decidable.
Control statements are not allowed in the parallel specification
because verifying the satisfaction of these properties would
become undecidable in general. OIL is a coordination language
in which C/C++ functions can be included such that existing
code can be reused (inner layer). These functions can have
state, but must be side-effect free and are not parallelized.
From each valid OIL program a corresponding CTA model
can be derived, despite the presence of while-loops with
unknown iteration bounds. From each module in an OIL
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program a corresponding CTA component can be derived.
These CTA components can be composed to derive a model
of the complete application. A distinctive feature of the CTA
model is that it allows for independent implementability and
associative composition. This enables the incremental design
of parts of an application, for example libraries. Throughput
analysis and buffer sizing algorithms on the CTA model have
a polynomial time complexity, allowing for efficient analysis
of throughput and latency constraints and for determining
sufficient buffer sizes for a given throughput.
The remainder of this paper is organized as follows. In
Section II related work is discussed. In Section III we present
the basic idea behind our approach. Section IV discusses the
proposed hierarchical programming language. Section V intro-
duces the CTA model and the derivation of a CTA model from
an OIL program. Section VI illustrates the applicability of the
presented approach using a PAL decoder. Finally, Section VII
concludes this paper.
II. RELATED WORK
Several programming languages have been proposed for the
programming of multi-core systems. They can be classified as
either parallel languages or sequential languages, or a mix of
both.
The main advantage of parallel languages, or a mix of a
sequential and parallel language, is that they allow for ex-
plicit parallelism and for a convenient specification of multi-
rate behavior. However, for parallel languages which are Tur-
ing complete, such as Communicating Sequential Processes
(CSP) [1], G for LabVIEW [9] and the Discrete-Event lan-
guage for PTides [10], it is undecidable in general to verify
whether an application is deadlock-free and whether it can
execute in bounded memory.
Functional languages such as Haskell [11] are implicitly
concurrent and require lazy-evaluation. Expressions are only
evaluated when their value is required to complete another
expression. Instead of loop structures they employ recursion
to denote repetition. However, whether a program with un-
restricted recursion satisfies temporal constraints cannot be
verified in general.
Restricted parallel languages have been introduced to over-
come undecidable properties being present. For example the
synchronous languages [3], [4] limit expressivity by having
the synchrony hypothesis which states that in the language
every function takes zero time and all updates are only visible
at global ticks. Next to decidability of the analysis, this also
ensures a deterministic behavior of an application. The main
disadvantage is that it must be determined whether a unique
functional behavior is defined by a program, which requires
an algorithm with a exponential time complexity.
The Giotto approach [12] is related to the synchronous
languages, but instead of a zero-delay time step, the logic exe-
cution time of each component and a valid concurrent schedule
are specified by the user. This simplifies analyzing whether a
Giotto program has a unique functional behavior, but it can be
cumbersome to specify a schedule.
The StreamIt language [13] is based on the Synchronous
Dataflow (SDF) model [14]. Temporal analysis for SDF mod-
els is decidable. However, exact analysis algorithms to verify
the satisfaction of temporal constraints have an exponential
time complexity. Furthermore, arbitrary conditions cannot be
specified and therefore StreamIt is in general unsuitable for
the specification of modal multi-rate systems.
A restricted variant of the CAL actor language [15] is used
to generate a Scenario Aware Dataflow (SADF) model in [7].
This model allows for the description of switching behavior
in a Finite State Machine (FSM). However, temporal analysis
has an exponential time complexity and it can be hard to
refactor an application such that it can be described in the
CAL language.
In contrast to parallel languages, it is relatively easy to
allow control behavior in a sequential language because by
definition a sequential language specifies a valid static order
execution schedule. Furthermore, if pointers, dynamic memory
allocation and recursion are excluded, an analysis model can be
derived where deadlock-freedom is decidable and satisfaction
of temporal constraints can be verified. However, specifying
multi-rate behavior can be very cumbersome, as will be shown
in Section III, and parallelization has to be done to efficiently
utilize multi-core systems. Also deriving an analysis model
automatically for all input programs is difficult in general. For
languages which are not restricted, such as OpenMP [16] and
Pthreads extensions to C++ [2], deriving an analysis model is
even impossible in general.
In the approach from [6] Static Affine Nested Loop Pro-
grams (SANLPs) are automatically parallelized and in [17] it
is shown that a corresponding Cyclo-Static Dataflow (CSDF)
model can be derived. However, arbitrary conditional behavior
cannot be expressed in SANLPs.
The P 3L approach [18], [19] allows a hierarchical mix-
ture of a sequential and parallel specification similar to our
approach. The sequential specification is written in a host lan-
guage, such as C. The parallel specification is restricted to a
set of templates. A disadvantage is that parallelism cannot be
extracted from parts with control behavior. Furthermore, ana-
lyzing temporal properties is restricted to applications where
control behavior is hidden.
The Hume [20] language also consists of a hierarchical
specification where each hierarchical level extends the expres-
sivity of lower levels. The language also allows mixing a paral-
lel and sequential specification. Increasing the expressiveness
however makes it impossible to analyze temporal properties in
general.
The OIL language presented in this paper also has hierar-
chy in the form of a parallel specification nesting a sequential
specification. What makes the approach unique is that the
sequential specification allows for control statements whereas
the parallel specification does not allow for control statements,
such that the derived temporal analysis model is decidable.
The presented approach extends the approach in [5] with the
parallel specification of modules to enable a convenient speci-
fication of multi-rate behavior. Instead of generating a dataflow
model, as done in [5], a corresponding CTA model [8] is de-
rived in which the CTA components correspond elegantly with
the modules introduced in OIL. The interface of a component
in the CTA model is based on maximum rates and latencies,
which allows for composition of such CTA components. The
CTA model is used to verify deadlock-freedom and for the
computation of sufficient buffer capacities with an algorithm
with a polynomial time complexity.
As with the CTA model, the Real-Time Calculus (RTC) [21]
method allows for the compositional analysis of real-time sys-
tems. However, the use of buffers with a finite capacity re-
sults in cyclic dependencies. Such cyclic dependencies result
in an exponential worst-case time complexity of the analysis
algorithms while analysis algorithms for the CTA model have
a polynomial time complexity. Furthermore, buffer sizing for
applications with loops which result in inter-iteration depen-
dencies has not been addressed.
III. BASIC IDEA
In this section we first discuss the issues with support-
ing multi-rate behavior in a sequential programming language.
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(a) Task graph
i n t x [ 6 ] , y [ 6 ] ;
init ( out y [ 0 : 3 ] ) ;
loop{
f ( out x [ 0 : 2 ] , y [ 0 : 2 ] ) ;
g ( out y [ 4 : 5 ] , x [ 0 : 1 ] ) ;
f ( out x [ 3 : 5 ] , y [ 3 : 5 ] ) ;
g ( out y [ 0 : 1 ] , x [ 2 : 3 ] ) ;
g ( out y [ 2 : 3 ] , x [ 4 : 5 ] ) ;
} whi le ( 1 ) ;
(b) Sequential program
mod seq A( out i n t a , i n t b ){
loop{
f ( out a : 3 , b : 3 ) ;
} whi le ( 1 ) ;
}
mod seq B( out i n t c , i n t d ){
init ( out c : 4 ) ;
loop{
g ( out c : 2 , d : 2 ) ;
} whi le ( 1 ) ;
}
mod par C( ) {
f i f o i n t x , y ;
A( out x , y ) ‖ B( out y , x )
}
(c) Parallel program
Fig. 2: Rate conversion in a cyclic task graph
Next to that, we show the basic idea behind our temporal
analysis approach in the presence of multi-rate behavior.
A. Multi-Rate Specification
A program contains multi-rate behavior if the sample rate
of data is changed. The task graph in Figure 2a shows an
example of such multi-rate behavior. Task tf first reads three
values and T time later writes three values. Task tg reads only
two values and writes two values T time later. Both tasks
execute data-driven, meaning they execute when sufficient data
is available at their inputs. Because both tasks read a different
number of values, task tg must execute 32 as often as task tf .
The dot labeled 4 indicates that four initial values are available
for task tf to read.
Writing such a cyclic application as a sequential program
can be difficult as often the only option is to specify the
complete schedule until the initial state is reached again. This
is illustrated by the sequential program in Figure 2b where
a schedule is shown for the task graph in Figure 2a. The
notation x[0:2] denotes that locations 0, 1 and 2 of array x
are read. Analogously, out x[0:2] denotes that locations 0, 1
and 2 are written. The four initially available values are written
by the init function. The loop-while statement in this example
indicates that the execution of all functions inside is repeated
indefinitely. Finding such a schedule can be difficult and the
schedule can be very large. Therefore, expressing multi-rate
behavior in sequential programs can be very inconvenient.
If the same application is specified as a concurrent program
it becomes a lot simpler to express multi-rate behavior, as is
shown in Figure 2c. Every module specified by a mod seq
block specifies a block which can execute concurrently with
other modules. The module C specifies the parallel modules
A and B. Communication between these sequential modules
is performed via First-In First-Out (FIFO) buffers x and y.
Writing three values to x is notated as out x:3, reading three
values as x:3. As can be seen in the figure, only one function
call is made to both functions f and g and thus the schedule of
these functions does not have to be encoded in the program.
B. Real-Time Analysis Model Derivation
The CTA model is used to verify whether the real-time
constraints of an OIL program are met and to determine suffi-
cient buffer capacities. A CTA model consists of components,
depicted as rectangles on the right in Figure 3 and connections,
depicted as arrows. Data is transferred periodically between
components over connections at a given rate. A connection
can delay a transfer by a pre-defined amount of time.
On the left in Figure 3 a graphical sketch of an OIL pro-
gram is shown. Data is produced by a source src at a rate f1,
src snk src snk
p q 
f1 f2 f1 f2
Fig. 3: Refinement of temporal analysis
is processed by a module, depicted by the outer rectangle, and
transferred to a sink snk, which consumes data at a rate f2.
Processing is done in two while-loops, represented by the inner
rectangles. The number of iterations of these loops is given by
the parameters p and q respectively.
On the right in Figure 3 the corresponding CTA model is
shown. This model is constructed from an OIL program such
that for every module and every while-loop a CTA component
is extracted. CTA components extracted from OIL modules
nest CTA components corresponding to while-loops. Thus the
topology of a CTA model is equivalent to an OIL program.
However, a CTA component is not parameterized and is always
active at a given periodic rate. Therefore, while-loops cannot
be directly modeled as CTA components. In the remainder
of this section we present the intuition behind the abstraction
made to model a while-loop as a CTA component.
To show that the abstraction of a parameterized while-
loop to a CTA component with periodic rates is allowed, it
must be guaranteed that every source and sink can execute
strictly periodic. To ensure a bounded time between accesses
to a source or sink, they must be accessed in every while-loop
iteration [5], [22]. In the CTA model this implies that every
component corresponding with a while-loop has an access to
every source and sink. Thus on the right in Figure 3, the two
nested components access both src and snk as illustrated by
the connections.
Because we only consider temporal constraints and not the
functional behavior, it is irrelevant which component is active.
We now illustrate that independent of which component is ac-
tive, the temporal constraints imposed by periodic sources and
sinks are met. Two cases can be considered: a component is
repeatedly active or a transition occurs to the next component.
For both cases it must hold that the time between source or
sink accesses is within the period of the source or sink.
If a component is repeatedly active, periodic accesses of
sources and sinks can be verified by imposing a periodic rate
on this component. Periodic rates are inherent in the CTA
model and algorithms exist to verify whether they can be
met [8]. An over-approximation is made in this step because
it is assumed in the model that a component is always active.
Also for a transition between two components it must hold
that sources and sinks are accessed within their period. This
is enforced by additional connections between components
accessing sources and sinks. In Figure 3 the two connections
at the top of the figure enforce this period. The delay on
these connections is chosen such that the transition time is
one period. These connections model the worst-case behavior,
which is that a transition occurs after every execution of all
statements in a while-loop.
IV. HIERARCHICAL LANGUAGE SPECIFICATION
In this section we present our hierarchical programming
language OIL. The hierarchical structure of the language is
shown in Figure 1. OIL is a coordination language, mean-
ing that it coordinates computation implemented in functions.
These functions can be implemented in a different language
such that existing single-core compiler infrastructure can be
used. A similar approach is taken by for example LabVIEW [9],
CSP [1] and StreamIt [13]. As illustrated in Figure 1, OIL
coordinates C or C++ functions. We restrict C/C++ functions to
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mod seq M( out i n t x ){
i f ( . . . ){ y = g ( ) ; }
e l s e { y = h ( ) ; }
k ( y , out x : 2 ) ;
}
(a) OIL module
ρktg
tk
2
1
th 1
1by
bx
(b) Task graph
Fig. 4: Parallelization of a sequential OIL module
the class of side-effect free functions in which state is allowed.
A side-effect free function can be reordered with respect to
other functions, if there are no data-dependencies between
these functions to prevent this. Various tools exist to verify
whether a function is side-effect free [23], [24], [25].
Next to coordinating C/C++ functions, hierarchy is also
present in OIL itself. At the parallel level modules are specified
concurrently and control behavior is not allowed such that
analysis is possible. Modules contain either other concurrent
modules or a sequential specification. In a sequential specifica-
tion control statements are allowed, but opposed to C, pointers,
dynamic memory allocation and recursion are not allowed.
From an application specified in OIL, parallelism is ex-
tracted in the form of a task graph with the method of [5]. A
task is created for every function and assignment statement.
If a function or assignment is guarded by an if -statement,
the corresponding task is executed unconditionally, but the
function or assignment in the task remain guarded. An example
OIL program is shown in Figure 4a. Functions g and h are
executed conditionally, but their corresponding tasks tg and
th are executed unconditionally. For every variable a Circular
Buffer (CB) is created. Such a CB is a generalization of a
FIFO buffer where multiple producers and consumers are al-
lowed [26]. In the example variable y is converted to buffer by .
Every assignment statement assigning a value to this variable
is converted to a producer in the corresponding CB. Every
function or assignment statement reading from this variable is
transformed to a consumer in the CB. For every task the OIL
compiler generates a sequential code fragment which can be
compiled using an appropriate single core compiler. By default
C++ code is generated for every task. This C++ code can be
compiled with a C++ compiler, such as GCC [27].
Figure 5 shows the syntax of the core of the OIL lan-
guage. Parallel statements are delimited by the ‖-symbol and
sequential statements by a semi-colon. Currently, the language
does not include its own type system. Because OIL code is
compiled into C or C++ code, verification of types is left to
the C/C++ compiler. To simplify discussions in this paper we
only consider scalar variables and not arrays. Note that the OIL
language is not Turing complete because dynamic memory
allocation and recursion are not supported such that temporal
analysis remains decidable and a corresponding CTA model
can be derived. Furthermore, OIL is functionally deterministic,
meaning that executing an OIL program twice on the same
input trace results in the same output trace. In the sections
below we discuss the features and requirements of the language
in more detail.
A. Modules
Modules describe the concurrent structure of an applica-
tion. A module is denoted by either mod par or mod seq. A
module denoted by mod par contains instantiations of other
modules, which execute concurrently. A module denoted by
mod seq contains a sequential specification, which can be par-
allelized. In this sequential specification, control statements
such as if -statements and while-loops coordinate data exchanged
between functions.
Program P ::= M
Modules M ::= mod par A(R){ GLN } |
mod seq A(R) { VS }
Buffers G ::= fifo T x; | source T x = F () @ n Hz; |
sink T x = F () @ n Hz;
Latency L ::= start x n ms after y; | start x n ms before y;
Streams R ::= out T r | T r
Module calls N ::= A(B) | N ‖ N
Parameters B ::= out r | r
Variables V ::= T x
Statements S ::= x = e; | F (A); | if(e){ S } else { S } |
if(e){ S } | switch(e) C default { S } |
loop { S } while(e)
Cases C ::= case n { S }
Arguments A ::= e | out x | out r | out r:n
Expression e ::= m | x | r | r:n | F (e) | e O e
Operator O ::= * | \ | + | -
Fig. 5: Core syntax of the OIL language, T represents a type
name, m a number, n a positive number, A a module name,
F a function, x and y variables and r a stream
Modules denoted by mod par can communicate using FIFO
buffers, which periodically transfer data between modules. Only
one module can write to a FIFO, but multiple modules can
read from it. All modules reading from a FIFO read the same
data. FIFOs can be passed as arguments to modules. These
arguments are called streams to distinguish them from function
arguments, which have a constant value during the execution
of the function.
Because values are read and written concurrently from and
to streams, it must be defined when new values are made avail-
able to other modules and when values are no longer required.
A new value is made available from an input stream at the
end of every while-loop iteration. In module A in Figure 2c a
function f is reading a new value from stream b every execution
of f. Analogously, values written to output streams are made
available to other modules at the end of every while-loop.
Output streams have to be written every loop iteration. If they
are written by multiple statements during one loop iteration,
only the last value written by the last statement will become
visible to other modules. Input streams do not have to be read
or can be read multiple times during a loop iteration, in which
case the same value is read repeatedly.
Multiple values can be written to an output stream or read
from an input stream simultaneously using the colon notation.
All of the written values become visible to other modules, but
they can be observed individually. Multi-rate behavior can be
easily described using this colon operator. An example of such
multi-rate behavior is shown in Figure 2c. Module A writes
three values per while-loop iteration whereas module B only
reads two values. To ensure consistent behavior, meaning the
same number of values are produced and consumed, module
B will execute with a 1.5x higher rate than module A.
B. Sources and Sinks
Sources and sinks provide means to communicate with the
environment of an OIL program. Sources sample the environ-
ment and produce samples to a program, sinks transfer samples
from a program and to the environment. Since the environment
is by definition in parallel with a program, sources and sinks
also execute in parallel with our program. They execute time-
triggered, and as a consequence execute time-triggered with
an interval defined by the programmer.
Sources and sinks are a special case of modules because
they are specified using a single function which implements the
low-level details of the communication with the environment.
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mod par A( i n t a ,
out i n t b ){
f i f o i n t z ;
B( a , out z ) ‖
C( a , z , out b )
}
mod par D( ) {
source i n t x = s r c ( ) @ 1 kHz ;
s ink i n t y = snk ( ) @ 1 kHz ;
s t a r t x 5 ms be fore y ;
A( x , out y )
}
Fig. 6: Example of a program with a source and a sink
Communication with modules however, also occurs via CBs
with FIFO semantics to preserve the ordering of written values.
Periodicity of sources and sinks also imposes temporal con-
straints on any module communicating with them. For example
in Figure 6 the source src and the sink snk execute with a
rate of 1 kHz, thus also module A must on average be able to
execute at 1 kHz.
Between sources and sinks latency constraints can be spec-
ified using the start. . .after and start. . .before constructs. They
enforce that a source or sink has to be started a pre-defined
amount of time after respectively before another source or sink.
Thus they represent latency constraints between sources and
sinks. An example of such a latency constraint is given in Fig-
ure 6 where sink snk must start before 5ms have passed since
the start of source src. Because src and snk communicate via
module A, 5ms after a sample enters the system at src the
processed sample is visible at snk.
V. TEMPORAL ANALYSIS
In this section we first describe the CTA model which is
used to verify whether the real-time throughput and latency
constraints are met. Next, we show that a CTA model can be
derived from a sequential OIL module and then we describe
the derivation of a CTA model for parallel OIL modules.
A. The CTA Model
A CTA model is a graph of components and directed
connections. A component w in the CTA model can be
defined as w = (P, rˆ, C, γ, , φ). Here P is the set of ports
of the component. Each port can transfer data at a maximum
rate rˆ, with rˆ : P → R+. The actual transfer rate of a
port is dependent on ports connected to it and is defined as
r : P → R+. For every port p ∈ P it must hold that the actual
transfer rate is at most the maximum transfer rate: r(p) ≤ rˆ(p).
Connections between ports of a CTA component are de-
fined by the set C, with C ⊆ P × P . A connection di-
rected from port p to port q is denoted as (p, q) = cpq , with
cpq ∈ C. In the CTA model periodic event sequences are
used to express constraints. These periodic event sequences are
specified using an offset and a distance between events. CTA
connections can delay streams and thus change the offset. A
delay is either constant or rate dependent, meaning the delay
depends on the distance between events. The constant delay
is defined as  : C → R, and the rate dependent delay as
φ : C → R. A connection can have a different rate on its
input and output ports. This transfer rate ratio is specified by
γ : C → R+. The time that data is delayed over a connection
cpq is Δ(cpq) = (cpq) +
φ(cpq)
r(p) .
CTA components can be composed and a composition of
CTA components and CTA connections is again a CTA com-
ponent. A composition must be consistent, meaning that all
transfer rates are below the corresponding maximum transfer
rates and that data arrives in time on every port. Data can be
delayed over a connection. If a sequence of connections forms
a cycle, data can be delayed a positive amount of time, meaning
it arrives too late at the ports on the cycle. An algorithm to
tf
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Fig. 7: Construction of a single-rate CTA component
verify whether a CTA composition is consistent is given in [8].
This algorithm has a polynomial time complexity. Next to a
binary answer whether a model is consistent, the consistency
algorithm also returns the maximal achievable transfer rates
for every port.
B. Temporal Analysis of a Sequential Module
In this section we describe the derivation of a CTA model
from a sequential module. First the modeling of functions
and assignments as a CTA component is described. Then we
describe the modeling of while-loops and finally streams are
modeled using a set of connections.
1) Functions and Assignments: When parallelizing a se-
quential OIL module, a task is created from every function
and assignment. Before such a task can be modeled as a CTA
component, an intermediate abstraction is made in the form of
a dataflow actor, as described in detail in [8]. This abstraction is
repeated here for convenience. We first show the derivation of
such an actor from a task. Then we show how a corresponding
CTA component can be derived from this actor. We first show
this for a single-rate actor and then for a multi-rate actor.
Finally, we describe the modeling of buffer capacities in the
CTA model.
Every task is modeled as an SDF actor. An example task
is shown in Figure 7a. This task reads from buffers bx and by
and writes to buffer bz . The corresponding dataflow actor is
shown in Figure 7b. The firing duration of this actor equals
the response time of the task. For every buffer two oppositely
directed edges are connected to the dataflow actor. The first
edge represents reading data from or writing data to the buffer.
The second edge represents releasing space back to the buffer.
An actor can only fire if sufficient tokens are available on all
incoming edges and consumption of these tokens is atomic.
From the derived dataflow actor a corresponding CTA model
can be created. The CTA component in Figure 7c corresponds
with the actor in Figure 7b. A port is added to this com-
ponent for every incoming and outgoing edge at the actor.
Every edge is modeled as a connection in the CTA model.
Because consumption of tokens is atomic in an actor, there
is no delay between the consumption of tokens on different
edges. Therefore, a connection with a delay of zero is added
between all input ports such that all input ports start at the
same time. In the example CTA component these connections
are shown in purple.
The firing duration of an actor represents the time between
consumption and production of tokens and thus enforces a
maximum rate. Figure 7d shows a schedule of the consumption
and production of tokens by actor vf . The blue dots indicate
the consumption of tokens on the blue incoming edge denoted
bx of actors vf . The green squares represent the production of
tokens on the green edge. The time difference between these
dots is the firing duration of the actor.
As presented in [8], the arrival of tokens represent events
and the cumulative number of produced/consumed tokens per
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(c) Delays and transfer rate ratios
Fig. 8: Construction of a multi-rate CTA component
time unit can be bounded by a strictly periodic sequence of
events. This event sequence is characterized by its rate. In the
CTA model a maximum rate is defined for every sequence.
The maximum rates for the sequences in Figure 7d are 1ρ . This
response time also imposes a delay between the consumption
and production sequences. This delay is enforced by adding a
connection between every input and output port of the CTA
component. In the example CTA component in Figure 7c these
connections are in orange.
If an actor has multi-rate behavior it consumes a different
number of tokens than it produces. This change in tokens is
enforced by the transfer rate ratio of a CTA connection. The
transfer rate ratio is defined as γ = πψ , where π represents the
number of produced tokens and ψ the number of consumed
tokens. In Figure 8a an example is shown of an actor with such
multi-rate behavior. Figure 8b shows the corresponding CTA
component and Figure 8c the transfer rate ratios corresponding
with the connections in the CTA component. Because actor vg
consumes four tokens and produces two tokens the transfer
rate ratio on connections (p0, p2) and (p0, p3) is 24 . On the
oppositely directed connections the production and consump-
tion are also reversed, thus the transfer rate ratio is 42 .
Because the periodic event sequences are defined in the
number of producer or consumed tokens, there is a difference
between the production and consumption sequences. This dif-
ference causes the time between the sequences to be dependent
on the required rate and can be defined as φ(c) = ψ− ψπ for a
connection c. In Figure 8c also the delays on the connections in
the CTA component from Figure 8b are shown. For example on
the connection (p0, p2) the rate-dependent delay is 4− 42 = 2.
The throughput of an application is affected by the capacity
of buffers. This buffer capacity is modeled in a dataflow graph
as the number of initial tokens on an edge representing a buffer.
Initial tokens allow the consuming actor to start earlier. If there
are δ initial tokens the actor can start δr earlier. Therefore, on
the corresponding CTA connection there is a delay of −δr .
2) While-Loops: Because every while-loop induces a dif-
ferent execution rate on the statements located in its body, they
are modeled as separate CTA components. Every component
of which the corresponding function or assignment is placed
in the body of a while-loop are made sub-components of the
component corresponding with the while-loop. For example
in Figure 9a function f is in the body of the first while-
loop. In Figure 9b the corresponding component wf is a sub-
component of component wp0.
For every variable which is written or read in a differ-
ent while-loop, two ports are added to the component cor-
responding with this loop. Connections expressing the buffer
constraints are added similarly as above, except there are inter-
mediate ports. An example is again shown in Figure 9. Variable
y is written by an assignment in the first while-loop and read in
the second loop. To components wp0 and wp1 two intermediate
ports and connections are added such that buffer by between
is modeled. These are shown at the bottom.
mod seq A( i n t x ){
loop{
y = f ( x ) ;
} whi le ( . . . ) ;
loop{
g ( x , y ) ;
} whi le ( . . . ) ;
}
(a) OIL program
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(b) CTA model
Fig. 9: OIL program with multiple stream accesses and the
corresponding CTA model
3) Streams: A stream can be read or written by statements
in multiple while-loops. Each of these functions can execute a
different number of times and therefore read or write a different
number of values, depending on the termination condition of
the loop. An input stream is implemented using a task which
distributes values read from a stream to these functions using
separate buffers. For an output stream a task combines values
from separate buffers. Each such task is modeled using a com-
ponent for every buffer. In Figure 9 there is a stream access
in two while-loops and therefore two components, w0x and w
1
x
are added to model this distribution of combining of values.
In the model, every stream s must be read or written peri-
odically with a period Ps. Consequently, a stream must have
a rate of rs = 1/Ps. Because multiple components model one
stream, this periodicity constraint must be distributed over all
these components. Additional ports and connections are now
added such that this periodicity constraint is enforced.
On every component representing a while-loop or a mod-
ule, an input and output port are added for each stream s. The
input port receives the constraint on the rate from less deeply
nested components via a connection. The output port is used to
distribute the rate to other components such that components
can be linked together. A connection is added from the input
port to the component where the corresponding statement is the
first to access s in the order defined by the sequential program.
From the component where the corresponding statement is the
last to access s a connection is added to the output port. This
is illustrated in Figure 9b where two ports are added to wp0
and wp1 for stream x. In the OIL program the first statement
to access x is function f . Therefore, component w0x, which
corresponds with the while-loop around f , is connected to the
input port. Function g is the last statement to access x and
therefore a connection is added from w1x to the output port.
Statements in while-loops have to execute with a rate rs to
keep up with the corresponding stream. If such statements are
executed, there are two options. Either the same statements in
the same while-loop are repeated, or the loop condition is false
and statements in the next while-loop are executed. In both
of these cases the next stream access must be in Ps = 1/rs
time. Therefore, a connection with a delay of 1/rs is added
from a component representing a stream access to the next
component. In Figure 9b this results in a connection from w0x
to w1x. Because w
1
x has a different parent component than w
0
x,
this connection is split in two connections via the output port
of wp0. The delay of 1/rx is on the first connection from w1x
to this output port.
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Fig. 10: Graphical view of the program in Figure 6 and the
corresponding CTA model
This last connection, from w1x to the output port of wp1,
also imposes a delay between iterations of the same while-loop.
However, because a delay only specifies a minimum delay, a
maximum delay and thus a strictly periodic execution, must
be enforced separately. This maximum delay can be enforced
by adding a connection from the output port back to the input
port. On this connection the delay is equal to the negated sum
of all delays from the input to the output port. For wp0 and
wp1 in Figure 9b this negated sum is −1/rx. In wA there are
two delays on the path from input to output, thus the total
delay is 2/rx. This results in a negated delay of −2/rx on the
connection from output to input.
C. Temporal Analysis of Parallel Modules
In this section we show that a CTA component can be
derived from parallel OIL modules. Communication between
modules in OIL is performed via FIFO buffers. Also these
buffers affect the minimum throughput of an application, ie.
the inverse of the maximum rate, and must therefore be of a
sufficient capacity.
Every instantiation of a module is converted to a CTA
component. If the instantiated module is a sequential module,
the derivation from the previous section is used. Otherwise, the
following derivation is used. For every stream into or out of a
module two ports are added to the component. The maximum
rate of these ports is infinite as they are modeling artifacts and
are not not present in the implementation. The actual rate of
these ports can be determined with the consistency algorithm
for CTA. For every input stream a connection is added from
the first of these ports to all components which have the same
stream as input of their corresponding module. Also a reverse
connection is added from the sub-component to the second
port. Module A in the example in Figure 6 has an input stream
x and output stream y. This is shown graphically in Figure 10a.
In the corresponding CTA model in Figure 10b two pairs of
connections are added to model the input stream x to wB and
wC and the connections are reversed for the output stream y.
Modules can communicate via FIFO buffers passed as ar-
guments to module instantiations. For each FIFO two oppo-
sitely directed connections are added which link the ports
corresponding with the read and write accesses to this FIFO. A
rate dependent delay −δr is added on either the first or second
connection, depending on whether the stream is an input re-
spectively output stream. The value of δ corresponds with the
capacity of the FIFO the connections represent. In Figure 10a
module B writes to FIFO bz and module C reads from bz . In
the corresponding CTA model in Figure 10b components wB
and wC both have two ports modeling accesses to bz and two
connections between these ports.
Periodic sources and sinks are also converted to CTA com-
ponents. Such a component has two ports modeling data output
and input respectively. A connection is added between these
two ports with a constant delay set to the inverse of the fre-
quency of the source or sink. In Figure 6 components are added
for a source defined by function src and a sink, defined by
function snk. Their frequency is f1 and f2, therefore the delay
is 1f1 and
1
f2
respectively. Communication between a source or
a sink and a module is modeled similarly as communication
between modules with FIFO buffers. In Figure 10 the commu-
nication between source src and module A and between A and
sink snk is modeled by four connections. The buffer capacity
is modeled with a delay of −δ(bx)r and
−δ(by)
r respectively.
Latency constraints between sources and sink can also be
specified in an OIL program and should therefore be included
in the CTA model. For a latency constraint, a single connection
is added between the two components corresponding to the
sources and sinks between which the constraint should hold.
The delay on this connection corresponds with the time of the
latency constraint. In the example from Figure 6, a latency
constraint of 5 ms is added between a source E and a sink
F. A connection is added in Figure 10b between components
src and snk with a delay of 5 ms, which corresponds to the
latency constraint.
VI. CASE-STUDY
In this section we describe a PAL video decoder as an
OIL program with modules that express the inherent multi-
rate behavior of the application. Furthermore, we describe the
derivation of the corresponding CTA model. The OIL lan-
guage is implemented as an input for our experimental multi-
processor compiler. The PAL decoder is implemented on a
multi-core system, which is described in [28].
Figure 11 shows the for this paper relevant implementation
of such a PAL decoder as a hierarchical OIL program. In a PAL
decoder the broadcasted RF signal is received by an analog RF
front-end, where it is sampled periodically at a rate of 6.4 MS/s
such that both the video and audio bands are received. This
signal is split by the Splitter module into video and audio
bands. The audio signal is first mixed to zero (module Mix A)
and then the video signal is removed by a low-pass filter.
Simultaneously, this signal is downsampled with a factor 25 to
preserve only the audio band (module SRC A). From the video
signal the audio signal is removed by a low-pass filter (module
LPF A) and resampled with a factor 1016 (module SRC V).
This factor is required by the black-box Video module which
processes samples at a rate of 4 MS/s. Also the Audio module
is a black-box module and downsamples the audio signal again
by a factor 8 such that samples can be sent to a sink of 32 kHz.
The audio module internally has control behavior, for example
to mute the audio output in case of a bad reception. Because
video images and audio signal must be in sync, the latency
difference between both sinks is defined as zero.
Figure 12 shows the CTA model corresponding with the
PAL application. As shown in the OIL program, the wSplitter
component contains the two parallel rate conversion modules.
All components modeling functions are constructed as dis-
cussed in Section V-B and internal connections are omitted
for clarity. Components modeling while-loops, as well as com-
ponents modeling streams are hidden. Hiding is a feature of
the CTA model where internal ports are removed and only the
constraints are preserved.
The latency constraint between both sinks is modeled as
a cycle with zero delay. The required rate conversion is left
implicit in this figure.
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mod seq SRC A( sample s i , out sample so ){
loop{
LPF ( s i : 2 5 , out so ) ;
} whi le ( 1 ) ;
}
mod seq SRC V( sample s i , out sample so ){
loop{
resamp ( s i : 1 6 , out so : 1 0 ) ;
} whi le ( 1 ) ;
}
mod par S p l i t t e r ( sample r f , out sample v , out sample a ){
f i f o sample mas , mvs ;
Mix A ( r f , out mas ) ‖ SRC A(mas , out a ) ‖
LPF V( r f , out mvs ) ‖ SRC V(mvs , out v )
}
mod par{
f i f o sample vid , aud ;
source sample r f = r ece i veRF ( )@ 6 .4 MHz;
s ink sample s c r e e n = d i s p l a y ( ) @ 4 MHz;
s ink sample s p e a k e r s = sound ( ) @ 32 kHz ;
s t a r t s c r e e n 0 ms a f t e r s p e a k e r s ;
s t a r t s c r e e n 0 ms be fore s p e a k e r s ;
S p l i t t e r ( r f , out vid , out aud ) ‖
Video ( vid , out s c r e e n ) ‖ Audio ( aud , out s p e a k e r s )
}
Fig. 11: PAL decoder fragment
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Fig. 12: Fragment of the CTA model of the PAL decoder
VII. CONCLUSION
In this paper a hierarchical programming language was
introduced for the specification of modal multi-rate real-time
stream processing applications. In this language a sequential
specification of the module behavior is nested in a concurrent
specification of communicating modules. Modules enable an
intuitive description of multi-rate behavior, whereas the se-
quential specification allows for a description of control be-
havior. The proposed language is not Turing complete which
enables temporal analysis, despite that concurrency and control
behavior can be specified.
A CTA model can always be derived from an OIL program
despite the presence of if -statements and while-loops with
unknown iteration bounds. Existing analysis methods for the
CTA model can be used despite this control behavior. CTA
modeling supports composition of black-box modules such that
modules with temporal interfaces can be specified in libraries.
The CTA model can be used to determine buffer sizes such
that throughput and latency constraints can be met.
The presented OIL programming language is the input lan-
guage of an experimental multiprocessor compiler. A PAL
decoder, in which a video and audio stream are processed at
different rates, is used to demonstrate that modal multi-rate
behavior can be conveniently specified in OIL and analyzed
using a CTA model.
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